View ICS91305I_168834.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Integrated Circuit Systems, Inc.
ICS91305I
High Performance Communication Buffer
General Description
The ICS91305I is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the REF input with the CLKOUT signal. It is designed to distribute high speed clocks in communication systems operating at speeds from 10 to 133 MHz. ICS91305I is a zero delay buffer that provides synchronization between the input and output. The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than +/- 350 pS, the part acts as a zero delay buffer. The ICS91305I comes in an eight pin 150 mil SOIC package. It has five output clocks. In the absence of REF input, will be in the power down mode. In this mode, the PLL is turned off and the output buffers are pulled low. Power down mode provides the lowest power consumption for a standby condition.
Features
* * * * * * * * * * Zero input - output delay Frequency range 10 - 133 MHz (3.3V) 5V tolerant input REF High loop filter bandwidth ideal for Spread Spectrum applications. Less than 200 ps Jitter between outputs Skew controlled outputs Skew less than 250 ps between outputs Available in 8 pin 150 mil SOIC & 173 mil TSSOP packages 3.3V 10% operation Supports industrial temperature range -40C to 85C
Pin Configuration
REF CLK2
www..com
Block Diagram
8 7 6 5 CLKOUT CLK4 VDD CLK3
2 3 4
CLK1 GND
8 pin SOIC & TSSOP
0691F--06/03/05
ICS91305I
1
ICS91305I
Pin Descriptions
PIN NUMBER 1 2 3 4 5 6 7 8 PIN NAME REF
2 3 3
TYPE IN OUT OUT PWR OUT PWR
DESCRIPTION Input reference frequency, 5V tolerant input. Buffered clock output Buffered clock output Ground Buffered clock output Power Supply (3.3V) Buffered clock output Buffered clock output. Internal feedback on this pin
CLK2 CLK1
GND CLK3 VDD CLK4
3 3
OUT OUT
CLKOUT3
Notes: 1. Guaranteed by design and characterization. Not subject to 100% test. 2. Weak pull-down 3. Weak pull-down on all outputs
www..com
0691F--06/03/05
2
ICS91305I
Absolute Maximum Ratings
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . 7.0 V Logic Inputs (Except REF) . . . . . . . . . . . . . . GND -0.5 V to VDD + 0.5 V Logic Input REF . . . . . . . . . . . . . . . . . . . . . . GND -0.5 V to GND + 5.5 V Ambient Operating Temperature . . . . . . . . . . -40C to +85C Storage Temperature . . . . . . . . . . . . . . . . . . . -65C to +150C Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.
Electrical Characteristics at 3.3V
VDD = 3.0 - 3.6 V, TA = -40C to +85C unless otherwise stated
DC Characteristics
PARAMETER Input Low Voltage Input High Voltage Input Low Current Input High Current Output Low Voltage1
www..com Output High
SYMBOL VIL VIH IIL IIH VOL VOH IDD IDD
TEST CONDITIONS
MIN
TYP
MAX 0.8
UNITS V V
2.0 VIN=0V VIN=VDD IOL = 12mA IOH = -12mA REF = 0 MHz Unloaded oututs at 66.66 MHz SEL inputs at VDD or GND 2.4 19 0.10 0.25 2.9 0.3 30.0 100.0 80.0 100.0 250.0 0.4
A A V V A mA
Voltage1 Power Down Supply Current Supply Current
Notes: 1. Guaranteed by design and characterization. Not subject to 100% test. 2. All Skew specifications are mesured with a 50 transmission line, load teminated with 50 to 1.4V. 3. Duty cycle measured at 1.4V. 4. Skew measured at 1.4V on rising edges. Loading must be equal on outputs.
0691F--06/03/05
3
ICS91305I
Switching Characteristics
PARAMETER Output period Input period Duty Cycle1 Duty Cycle1 Rise Time1 Fall Time1 Delay, REF Rising Edge to CLKOUT Rising Edge1, 2 Output to Output Skew1 Device to Device Skew1 Cycle to Cycle Jitter1 PLL Lock Time1 Jitter; Absolute Jitter www..com Jitter; 1 - Sigma1
1
SYMBOL t1 t1 Dt1 Dt2 tr1 tf1 Dr1 Tskew Tdsk-Tdsk Tcyc-Tcyc tLOCK Tjabs Tj1s
CONDITION With CL=30pF With CL=30pF Measured at 1.4V; CL=30pF Measured at VDD/2 Fout <66.6MHz Measured between 0.8V and 2.0V: CL=30pF Measured between 2.0V and 0.8V; CL=30pF Measured at 1.4V All outputs equally loaded, CL=20pF Measured at VDD/2 on the CLKOUT pins of devices Measured at 66.66 MHz, loaded outputs Stable power supply, valid clock presented on REF pin @ 10,000 cycles CL = 30pF @ 10,000 cycles CL = 30pF
MIN 100.00 (10) 100.00 (10) 40.0 45
TYP
MAX 7.5 (133) 7.5 (133)
UNITS ns (MHz) ns (MHz) % % ns ns ps ps ps ps ms ps ps
50 50 1.2 1.2 0
60 55 1.5 1.5 350 250
0
700 200 1.0
-200
70 14
200 60
Notes: 1. Guaranteed by design and characterization. Not subject to 100% test. 2. REF input has a threshold voltage of 1.4V 3. All parameters expected with loaded outputs
0691F--06/03/05
4
ICS91305I
Output to Output Skew
The skew between CLKOUT and the CLK(1-4) outputs is not dynamically adjusted by the PLL. Since CLKOUT is one of the inputs to the PLL, zero phase difference is maintained from REF to CLKOUT. If all outputs are equally loaded, zero phase difference will maintained from REF to all outputs. If applications requiring zero output-output skew, all the outputs must equally loaded. If the CLK(1-4) outputs are less loaded than CLKOUT, CLK(1-4) outputs will lead it; and if the CLK(1-4) is more loaded than CLKOUT, CLK(1-4) will lag the CLKOUT. Since the CLKOUT and the CLK(1-4) outputs are identical, they all start at the same time, but different loads cause them to have different rise times and different times crossing the measurement thresholds.
REF input and all outputs loaded Equally
www..com
REF input and CLK(1-4) outputs loaded equally, with CLKOUT loaded More.
REF input and CLK(1_4) outputs loaded equally, with CLKOUT loaded Less.
Timing diagrams with different loading configurations
0691F--06/03/05
5
ICS91305I
N
C
SYMBOL
In Millimeters In Inches COMMON DIMENSIONS COMMON DIMENSIONS MIN MAX MIN MAX 1.35 0.10 0.33 1.75 0.25 0.51 .0532 .0040 .013 .0688 .0098 .020
A
L INDE X ARE A
A1 B C D E e H h
E
H
0.19 0.25 SEE VARIATIONS 3.80 4.0 1.27 BASIC 5.80 0.25 6.20 0.50
.0075 .0098 SEE VARIATIONS .1497 .1574 0.050 BASIC .2284 .010 .2440 .020
12 D
h x 45 A A1
L
N VARIATIONS N
0.40 1.27 SEE VARIATIONS 0 8
.016 .050 SEE VARIATIONS 0 8
D mm. MIN 4.80 MAX 5.00 MIN .1890
D (inch) MAX .1968
e
B
SEATING PLANE .10 (.004)
8
150 mil (Narrow Body) SOIC
www..com
Ordering Information
ICS91305yMILF-T
Example:
ICS XXXX y M LF- T
Designation for tape and reel packaging RoHS Compliant (Optional) Package Type M = SOIC Revision Designator (will not correlate with datasheet revision) Device Type Prefix ICS = Standard Device
0691F--06/03/05
6
ICS91305I
4.40 m m . Body, 0.65 m m . Pitch TSSOP
N c
(173 m il) SYMBOL A A1 A2 b c D E E1 e L N aaa VARIATIONS N D mm. MIN 2.90
(25.6 m il) In Inches COMMON DIMENSIONS MIN MAX -.047 .002 .006 .032 .041 .007 .012 .0035 .008 SEE VARIATIONS 0.252 BASIC .169 .177 0.0256 BASIC .018 .030 SEE VARIATIONS 0 8 -.004
L
E1 INDEX AREA
E
12
D
In Millimeters COMMON DIMENSIONS MIN MAX -1.20 0.05 0.15 0.80 1.05 0.19 0.30 0.09 0.20 SEE VARIATIONS 6.40 BASIC 4.30 4.50 0.65 BASIC 0.45 0.75 SEE VARIATIONS 0 8 -0.10
A2 A1
A
D (inch) MAX 3.10 MIN .114 MAX .122
-Ce
b SEATING PLANE
8
Reference Doc.: JEDEC Publication 95, MO-153
aaa C
10-0035
www..com
Ordering Information
ICS91305yGILF-T
Example:
ICS XXXX y G LF- T
Designation for tape and reel packaging RoHS Compliant (Optional) Package Type G = TSSOP Revision Designator (will not correlate with datasheet revision) Device Type Prefix ICS = Standard Device
0691F--06/03/05
7
ICS91305I
Revision History
Rev. F Issue Date Description 6/3/2005 1. Resized Electrical Characteristics Table. 2. Updated LF Ordering Information from "Lead Free" to "RoHS Compliant". Page # 3,6,7
www..com
0691F--06/03/05
8

▲Up To Search▲

Price & Availability of ICS91305I

	To Download ICS91305I Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .